Инструкция по лабораторным работам по MIPSfpga для платы Digilent Nexys 4 DDR c Xilinx Artix-7 FPGA

Инструкция по лабораторным работам по MIPSfpga для платы Digilent Nexys 4 DDR c Xilinx Artix-7 FPGA

1. Соединените платы Digilent Nexys 4 DDR c c Bus Blaster, USB-to-UART модулем и датчиком освещения Digilent Pmod ALS:

mipsfpga_setup_on_nexys4_ddr_for_seminars_in_russia_20151021_010837

mipsfpga_setup_on_nexys4_ddr_for_seminars_in_russia_20151021_010905

mipsfpga_setup_on_nexys4_ddr_for_seminars_in_russia_20151021_010927

mipsfpga_setup_on_nexys4_ddr_for_seminars_in_russia_20151021_010936

mipsfpga_setup_on_nexys4_ddr_for_seminars_in_russia_20151021_010949

mipsfpga_setup_on_nexys4_ddr_for_seminars_in_russia_20151021_011009

mipsfpga_setup_on_nexys4_ddr_for_seminars_in_russia_20151021_011050

2. Как создать проект в Xilinx Vivado:

Screenshot 2015-10-25 11.38.32

Screenshot 2015-10-25 11.38.41

Screenshot 2015-10-25 11.38.48

Screenshot 2015-10-25 11.38.53

Screenshot 2015-10-25 11.38.58

Screenshot 2015-10-25 11.39.54

Screenshot 2015-10-25 11.40.08

Screenshot 2015-10-25 11.40.23

Screenshot 2015-10-25 11.40.30

Screenshot 2015-10-25 11.40.39

Screenshot 2015-10-25 11.40.46

Screenshot 2015-10-25 11.41.21

Screenshot 2015-10-25 11.41.34

Screenshot 2015-10-25 11.41.47

Screenshot 2015-10-25 11.42.42

Screenshot 2015-10-25 11.42.50

Screenshot 2015-10-25 11.52.33

Screenshot 2015-10-25 13.32.48

Screenshot 2015-10-25 13.32.57

Information about pins:

PMOD connector for Digilent boards

MIPSfpga EJTAG pin connections

About Юрий Панчул