Инструкция по лабораторным работам по MIPSfpga для платы Terasic DE0-CV c Altera Cyclone V

mipsfpga_setup_on_de0_cv_for_seminars_in_russia_20151018_114528

mipsfpga_setup_on_de0_cv_for_seminars_in_russia_20151018_114617

mipsfpga_setup_on_de0_cv_for_seminars_in_russia_20151018_115610

mipsfpga_setup_on_de0_cv_for_seminars_in_russia_20151018_121318

mipsfpga_setup_on_de0_cv_for_seminars_in_russia_20151018_121450

mipsfpga_setup_on_de0_cv_for_seminars_in_russia_20151018_121503

mipsfpga_setup_on_de0_cv_for_seminars_in_russia_20151018_121521

mipsfpga_setup_on_de0_cv_for_seminars_in_russia_20151018_121534

mipsfpga_setup_on_de0_cv_for_seminars_in_russia_20151018_121602

mipsfpga_setup_on_de0_cv_for_seminars_in_russia_20151018_121639

Screenshot 2015-10-25 14.02.18

Screenshot 2015-10-25 14.03.16

Screenshot 2015-10-25 14.04.04

Screenshot 2015-10-25 14.13.58

Screenshot 2015-10-25 14.14.15

Screenshot 2015-10-25 14.14.31

Screenshot 2015-10-25 14.14.40

Screenshot 2015-10-25 14.14.45

Screenshot 2015-10-25 14.14.52

Screenshot 2015-10-25 14.15.06

Screenshot 2015-10-25 14.15.14

Screenshot 2015-10-25 14.15.24

Screenshot 2015-10-25 14.15.33

Information about pins:

MIPSfpga EJTAG pin connections

About Юрий Панчул