




Мастерская архитекторов микросхем

Новосибирск, июль 2017

Кремний









Прямое смещение, ток протекает

Обратное смещение, ток не протекает


Светодиод



Биполярный транзистор



Биполярный транзистор



Биполярный транзистор







Схема с общим эмиттером



Вольт-амперная характеристика 2N3904

МОП транзистор







МОП-транзистор обогащённого типа с n-каналом

Каналы n-типа и p-типа

МОП транзистор




Проводимость канала МОП-транзистора





Характеристики транзистора 2N4351

КМОП инвертор



КМОП инвертор







Статическая характеристика инвертора

Динамическое поведение инвертора


КМОП инвертор






Статическая характеристика инвертора


КМОП инвертор






Динамическое поведение инвертора


КМОП инвертор







Влияние разброса параметров транзисторов

Инвертор и реле



Компьютер на реле





Системы счисления

Тысячи Сотни Десятки Десятичная система счисления

$$1984 = 1 \times 10^{3} + 9 \times 10^{2} + 8 \times 10^{1} + 4 \times 10^{0} = 1000 + 900 + 80 + 4$$

Двоичная система счисления

$$1010_2 = 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 0 \times 2^0 = 8_{10} + 2_{10} = 10_{10}$$

Шестнадцатеричная система счисления

$$3BA_{16} = 3 \times 16^2 + 11 \times 16^1 + 10 = 954_{10}$$
.


Системы счисления

Одноби- товое двоич- ное чис- ло	Двухбито- вое дво- ичное число	Трехбитовое двоичное число	Четырехби- товое двоич- ное число	Одноразряд- ное шестна- дцатеричное число	Десятич- ный экви- валент
0	00	000	0000	0	0
1	01	001	0001	1	1
	10	010	0010	2	2
	11	011	0011	3	3
		100	0100	4	4
		101	0101	5	5
		110	0110	6	6
		111	0111	7	7
			1000	8	8
			1001	9	9
			1010	A	10
			1011	В	11
			1100	С	12
			1101	D	13
			1110	Е	14
			1111	F	15


Системы счисления


Сложение двоичных чисел


Логические элементы: НЕ




Логические элементы : Буфер










Логические элементы: И-НЕ




Логические элементы: И









Логические элементы: ИЛИ-НЕ





Y = A + B							
\boldsymbol{A}	В	Y					
0	0	1					
0	1	0					
1	0	0					
1	1	0					







Логические элементы: ИЛИ








Логические элементы







Y = A + B + C						
\boldsymbol{A}	B	C	Y			
0	0	0	0			
0	0	1	1			
0	1	0	1			
0	1	1	1			
1	0	0	1			
1	0	1	1			
1	1	0	1			
1	1	1	1			


Вычислением суммы по модулю 2


Логический элемент ИЛИ с тремя входами

Логические элементы









Логические элементы

IC CD4001 - Qual 2-II	put NOR Buffered Gate
-----------------------	-----------------------

IC CD4002 - 4-Input NOR Gate

IC CD4025 - Triple 3-Input NOR Gate

IC CD4070 - Quad 2-Input XOR Gate

IC CD4071 - Quad 2-Input OR Buffered Gate

IC CD4072 - Dual 4-Input OR Gate

IC CD4073 - Triple 3-Input AND Gate


IC CD4078 - 8-Input NOR Gate


IC CD4081 - Quad 2-Input AND Gate

IC CD4082 - Dual 4-Input AND Gate


IC CD4069 - Inverter

Мультиплексор







Дешифратор





A2	<i>A</i> 1	A0	<i>Y</i> 0	<i>Y</i> 1	<i>Y</i> 2	<i>Y</i> 3	<i>Y</i> 4	<i>Y</i> 5	<i>Y</i> 6	<i>Y</i> 7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1




Дешифратор для семисегментного индикатора









Дешифратор для семисегментного индикатора




Мастерская архитекторов микросхем












Сумматор




Многоразрядный сумматор

Схема вычитания










Последовательностные схемы

Бистабильная логическая схема




RS-триггер






S	R	Q	$ar{\mathcal{Q}}$	Номер комбинации
0	0	Q_{nped}	\overline{Q}_{nped}	1
0	1	0	1	2
1	0	1	0	3
1	1	0	0	4


D-триггер-защелка







CLK	D	S	R	Q	$ar{Q}$
0	-	0	0	Q_{nped}	\overline{Q}_{nped}
1	0	0	1	0	1
1	1	1	0	1	0

D-триггер







Регистр





D-триггер







D-триггер







D-триггер







Т-триггер






Счетчик








Счетчик




Block Diagram of Digital Counter with Display




Слайд 43


AVB1 Alex; 20.04.2017


Счетчик







Регистр сдвига







Регистр сдвига









Спасибо за внимание!