


# **Selected slides from Nanometer ASIC course slides developed by Charles Dancak**



# Managing Complexity

1-10





**At the physical layout level, dimensions are truly nanoscale.**

# NAND Switching Action

1-18

NAND Table		
A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0




- Two transistors **in series** implement NOT-AND action.
- When **A and B** are 1, the output **Y** is pulled down to 0.
- In all **other** cases, **Y** gets pulled up to 1 (not shown).

## Six Critical Phases

**1-26**

**1. Specify:**  
State IC design intent on paper.



## 1. Specify

## 2. Design

**2. Design:**  
Realize design intent  
by describing digital  
logic at RTL level.

```

1 // SW: Warning Code:
2 // Post-Test assertion code:
3 // with runtime overhead:
4 //
5 module SWCODE1;
6   constant SW_CODE //Warning:
7   input logic [3:0] SW_CODE;
8   input logic SW_CODE_WARN, SW_CODE_ERR;
9
10  reg [3:0] SW_CODE; //Warning flags.
11
12 always @ (posedge CLK)
13   if (SW_CODE_WARN)
14     SW_CODE <= SW_CODE_WARN; //load data.
15   else
16     SW_CODE <= SW_CODE_ERR; //Shift in.
17
18 assign SW_CODE <= SW_CODE_WARN; //EN
19 endmodule

```

### 3. Verify:


Confirm that RTL code reflects original intent.

### 3. Verify

## 4. Implement


#### 4. Implement:

Synthesize RTL code into 32-nm standard cells. Place and route.



## 5. Fabricate:


Create mask set.  
Imprint each layer  
on silicon surface.



## 5. Fabricate

## 6. Qualify


**6. Qualify:**  
Validate IC for customer use.



- Developing a new ASIC involves **hundreds** of steps.
- We'll subdivide them into these **six** distinct phases.

# The ASIC Ecosystem


1-39



- A **fabless** design house focuses on design innovation.
- In-house experts may still work closely with **foundry**.
- Project planning secures **commitments** of partners.

# HDL-Based Synthesis


## 2-11



- The synthesis tool is able to **read in** an HDL code file.
- It **compiles** the HDL constructs into equivalent logic.
- Optimizes for **speed**—then trims down overall **area**.

# Standard-Cell Library

2-12



- Synthesis tool accesses a foundry-specific **cell library**.
- Most cells come in **drive strengths** from  $\times 1$  up to  $\times 16$ .
- Cell **characteristics** listed in concise **Liberty** format.



# IP Core Formats

# 2-33


## Soft IP (RTL Code)

```
1 /* HDL Verilog Code:
2 * Four-bit serialiser.
3 * with 500kHz control.
4 */
5 module SERIAL4
6 output wire TC; //Serial.
7 input wire [3:0] HDQ_DATA;
8 input wire LOAD_HDT, HDQ_CLK;
9 );
10 reg [3:0] FF; //Four flops.
11
12 always @(posedge HDQ_CLK)
13 if (LOAD_HDT) //Load data.
14   FF <= HDQ_DATA;
15 else
16   FF <= {1'b1, FF[3:1]}; //Shift.
17 assign TC = FF[0]; //SR.
18
19
20 endmodule
```

### Aspects:

- User-modifiable.
- Synthesized with other RTL code.


## Firm IP (Netlist)



### Aspects:

- Fine-tuneable.
- Can be resynthesized to a user's constraints.

## Hard IP (Layout)



### Aspects:

- Optimized to technology.
- Not modifiable by user.
- Physical design by vendor.


### ⚡ IP Economics:

Hard IP can be 10× cheaper because it's less **user-modifiable**. Soft IP is modifiable—but vendor defends the product branding.

- Usually ARM and similar IP provided in **soft** format.
- Analog or high-speed digital interface is always **hard**.

# Verification Trends

2-4



# Embedded Assertions

2-20

//Declare property:

```
property req5gnt;
```


```
@(posedge clk) disable iff (!rst)
```

```
$rose(req) |-> ##[1:5] gnt;
```

//Assert concurrently:

```
assert property (req5gnt);
```


Explicit  $\text{clk}\uparrow$



- Assertion checked every **clock edge**; failures logged.
- Property asserted can be entire **sequence** of events.

# A Successful Check

2-33



- These RTL and gate-level schematics seem **different**.
- But were proven **functionally equivalent** by FEC tool.

# Emulation Concepts

2-35


✂ EDA Tools:  
HW Emulator

```
//Short counter:  
always_ff @(posedge CLK)  
if (SEL!=2) ++SEL;  
else SEL = '0;
```

RTL Construct

✂ Not At Speed:  
Runs at ~10 MHz.  
Slower than rated  
speed, but **faster**  
than any simulator.

Emulator  
Platform



Event  
Signaling

Assertion

Gate-  
Level


```
//Buffer instance:  
TRIBUF T0 (OUT,IN,~OE);
```

```
//Detect invalid item:  
assert property (SEL!=3);
```

- HDL code compiled, mapped onto **FPGA-like** clusters.
- Huge array is a lower-speed **hardware model** of SOC.

# Initial Floorplan

4-9




- A floorplan **arranges** all blocks within an outline of **silicon die**.
- Routing regions required **in between** the pad ring and core.



# Power-Supply Grid


4-14



- Floorplanning includes adding power-supply **rings, straps**.
- Supply straps in turn feed power to local standard-cell **rails**.

# Topological to Physical

4-17




- During placement, standard cells are positioned in **rows**.
- Voltage is distributed via common **power, ground** rails.



# Final Cell Placement


4-19



- Every standard cell in netlist is **placed** at an  $(x, y)$  location.
- Cells arranged in horizontal **rows**—but not yet connected.

# Standard-Cell Routing


1-22



- Identical in **height**, standard cells **abut** to form rows.
- Router makes pin-to-pin **connections** on metal layers.
- Logic function shown **compares** two bits for equality.

# Design-Rule Checking


4-40



- DRC rules determine the **width** and **height** of standard cells.
- Manufacturability requires **strict** adherence to all DRC rules.

# At the Photomask Shop


5-6



- At tape-out, **GDSII file** was ftped to photomask shop.
- Geometry of **each layer** is written onto a blank mask.

# Design Data to Mask Set


5-7



- A moving **electron beam** selectively removes chrome.
- Result: precise 4× **pattern** of geometry for one layer.

# Step-and-Repeat Stage

5-9




- In earlier steppers, the reticle remained **stationary**.
- The wafer was **stepped**, and entire reticle exposed.
- A **scanning** stepper moves both, exposing by strips.



# Ion Implantation


5-19



- Implantation **buries** dopant atoms just below surface.
- Dopant **profile**—depth and dose—carefully controlled.
- Annealing **resettles** atoms in damaged crystal lattice.

# Economics of Wafers

5-22




- Foundries like TSMC **buy** blank wafers from a supplier.
- Growing defect-free silicon crystals is an **art** in itself.
- One **blank** 300-mm wafer costs over a hundred dollars.



# FIB Microsurgery


6-37



- Focused ion-beam milling is like **electron microscopy**.
- Heavy Ga ions **edit circuitry**, to prove out a mask fix.
- Often key customers want a **working sample** of a fix.
- Harder with flip-chip; back of the die must be **etched**.

# Single *n*MOS FinFET (4/4)


A-12



- Contacts are added as usual to the source, drain, and gate.
- The green-shaded ends of the fin behave like the **nanowire**.
- The resulting finFET approaches ideal **long-channel** behavior.
- Structure should **scale well** from 22 nm to 14 nm to 10 nm.

# Beyond CMOS ICs

A-22



Gordon Moore,  
Intel ('65)

European Nanotechnology Roadmap

- Moore's Law is thus expected to continue for **two decades**.
- New **devices** and chip-wide **interconnections** may be needed.
- But **CMOS technology** will remain as a solid, scalable baseline.

