Download
https://www.silicon-russia.com/2015/03/19/intro-rtl-fpga-verilog-midterm-1-1/
Intro RTL design for FPGA using Verilog. Midterm exam 1, variant 1
Share