
WAVE


C O M P U T I N G Revolutionizing AI from the Datacenter to the Edge

Adapting the Wave Dataflow Architecture to a Licensable AI IP Product

Presented by **Yuri Panchul**, MIPS Open Technical Lead On SKOLKOVO Robotics & Al Conference. April 15-16, 2019 <u>www.wavecomp.ai</u>

Wave + MIPS: A Powerful History of Innovation







What is Driving AI to the Edge?







Scalable AI Platform: TritonAI[™] 64

Key Benefits:

- Highly Scalable to address broad AI use cases
- Supports Inference and Training
- High flexibility to support all AI algorithms
- High efficiency for key AI CNN algorithms
- Configurable to support AI use cases
- Mature Software Platform support








VAVE PUTING

WaveTensor [™] Configurable Architecture

process/Vdd/temp


Configurable Architecture for Tensor Processing



- process/Vdd/temp
- Batch=1, std model w/o pruning, performance and power vary with array size/configuration

WaveFlow[™] Reconfigurable Architecture

- Configurable IMEM and DMEM Sizes
- Overlap of communication & Computation
- Compatible datatypes with WaveTensor™
- Integer (Int8, Int16, Int32) for inference
- Roadmap (bfloat16, fp32) for training



Tile = (16 PE's + 8 MACS)


WaveFlow[™] = Wave Dataflow Array of Tiles

- Wide range of scalable solutions (2-1K tiles)
- Future Proof all AI algorithms
- Flexible 2 dimensional tiling implementation
- Reconfigurable for dynamic networks
- Concurrent Network execution
- Supports signal and vision processing

Looks like NIPS 2018 may have sold out in under 15 minutes. For those debating ML hype, getting a ticket to a ML conference is now more challenging than a Taylor Swift conference or a Hamilton showing

Follow

8:22 AM - 4 Sep 2018 from Iceland



What is the likelihood that your DNN accelerator will run all these "yet to be invented" networks?

Wave's TritonAI[™] 64 platform combines a reconfigurable processor with an efficient neural network accelerator.

Offers customers peace of mind and investment protection

Future-proof your Silicon

CNN Layers

- Sparse Matrix-Vector Processing
- Stochastic pooling
- Median pooling (illumination estimation & color correction)

Activation functions

- Leaky rectified linear unit (Leaky ReLU) (used in Yolo3)
- Parametric rectified linear unit (PReLU)
- Randomized leaky rectified linear unit (RReLU)

Custom Operators (e.g.)

- Novel Loss Function
- New Softmax Implementation
- Image resize nearest neighbor

Data Preprocessing

- Scaling
- Aspect Ratio adjustment
- Normalizing

Other Functions

- Compression/Decompression
- Encryption/Decryption
- Sorting

MIPS-64 Processor


<u>MIPS-64</u>:

• MIPS64r6 ISA

- 128-bit SIMD/FPU for int/SP/DP ops
- Virtualization extensions
- Superscalar 9-stage pipeline w/SMT
- Caches (32KB-64KB), DSPRAM (0-64KB)
- Advanced branch predict and MMU

Multi-Processor Cluster:

- 1-6 cores
- Integrated L2 cache (0-8MB, opt ECC)
- Power mgmt. (F/V gating, per CPU)
- Interrupt control with virtualization
- 256b native AXI4 or ACE interface




Wave's TritonAI[™] 64 IP Software Platform

Software Platform:

- Mature IDE & Tools
- Driver Layer for Technology Mapping
- Linux Operating system support/updates
- Abstract AI Framework calls via WaveRT[™] API
- **Optimized AI Libraries for:** •
- CPU/SIMD/WaveFlow/WaveTensor
- TensorFlow-Lite Build support/updates
- Extensible to Edge Training with Full TensorFlow Build

Configurable Hardware Platform:

- MIPS64r6 ISA Cluster
 - 1-6 cores
 - 1-4 threads/core
 - L1 I/D (32KB-64KB)
 - Unified L2 (256K to 8 Mbytes)
- WaveFlow Tile Array
 - 4 N Tiles
- WaveTensor Slice Array
 - 1 N Slices



MIPS IDE

Compile,

Build.

Debug,

Libraries

Federated Learning: The Next Frontier in Edge Al

Better ML comes at a cost of collecting data Most training done in the cloud. i.e. Send your data to the cloud.



Diminished Privacy

- Where is your data?
- Who has access to your data?

Incompatible with Banks, Insurance, Military, Health sectors


Latency Problems

• Most access technologies are asymmetric

High Communications Costs



Federated learning uses training at the edge to refine the global model




- 1. Server selects a group of users
- 2. Users receive copy of central model
- 3. Users update model based on local data ("Training at the Edge")
- 4. Updates are shared with the server (User data remains private)
- 5. Server aggregates the changes and updates the central model

Federated Learning: Edge AI with Data Privacy

Benefits & Use Cases:

- Transfer learning using local data at edge
- Edge data remains private
- Social networking applications
- Intelligent transportation systems that help increase passenger & pedestrian safety + traffic flow







Federated learning uses training at the edge to refine a global master model

Benefits & Use Cases:

- Transfer learning using local data at edge
- Edge data remains private
- Social networking applications
- Intelligent transportation systems that help increase passenger & pedestrian safety + traffic flow








Edge Training Development

- Training Stacks for
 - Federated Learning at the Edge
 - Transfer Learning at the edge
 - Local or personalized models
- Full TensorFlow Build
 - WaveRT API Ext for Training
 - Optimized SIMD FP32 & bfloat16 eigen libraries
 - Deploy training at the edge







Wave's TritonAI[™] Platform Drives Inferencing to the Edge

Wave's TritonAI[™] Platform is a configurable, scalable & programmable offering customers' efficiency, flexibility and AI investment protection

Wave will enable "Training at the edge" with next-gen MIPS AI processor bfloat16 architectures



Thank You

If you have questions or would like more information, visit <u>www.wavecomp.ai</u>



@wavecomputing



https://www.linkedin.com/company/wave-computing



https://www.facebook.com/WaveComp/