

HDL, RTL and FPGA: Lab 2

Review of your next steps in designing digital hardware

Yuri Panchul, Senior Hardware Design Engineer, MIPS Lecture for Innopolis University - 2018-02-01





Hardware/software dualism - an informal example

Microcontroller (embedded chip, ASIC, SoC)



Memory18800005
0001025
00451021
0044182a
5460fffe
00451021Contains a program,
a sequence of instructions0044182a
5460fffe
00451021
00451021
003e0008
0000000Compiled from C
or a similar language03e0008
0000000



Software: from C to processor instructions

C: **Assembly: Machine** code int f (int a, int b) sum: blez \$4, exit 18800005 \$2, \$0 move 00001025 int s = 0; \$2, \$2, \$5 addu 00451021 while (s < a)loop: slt \$3, \$2, \$4 0044182a s += b; \$3, \$0, loop bnel 5460fffe addu \$2, \$2, \$5 00451021 return s; exit: jr \$31 03e00008 00000000 nop

Circuits: from Verilog to transistors (simplified)

```
module counter
  input clock,
  input reset,
  output logic [1:0] n
);
  always @(posedge clock)
  begin
    if (reset)
      n <= 0:
    else
      n <= n + 1;
  end
endmodule
```





What is an FPGA? A simplified explanation

A matrix of cells with changeable function

One cell can become AND, another OR, yet another one bit of memory

An FPGA does not contain a fixed CPU, but can be configured to work as a CPU

A picture from http://jjmk.dk/MMMI/PLDs/FPGA/fpga.htm



IOB Input Output Block

CLB Configurable Logic Block

PSM Programable Switch Matrix

Connection lines Single, Long Double, Direct



From Lab 1: Combinational logic

- The outputs of the group of components depend only on inputs
- You set inputs and get outputs after some time
- This group is called "a combinational cloud"
- Used to calculate logic and arithmetical functions



```
module top
(
    input a, b, c, d,
    output e, f
);
assign e = a & (b | c);
assign f = ~ (c ^ d);
```

endmodule

Computation in combinational logic is not instant

- Before the results are ready, the outputs may contain random values.
- How to find when the results are ready and can be used by the next step of computation?
- We can synchronize the computation with a special signal called clock.



The picture is from Digital Design and Computer Architecture, 2nd Edition by David Harris and Sarah Harris. Elsevier, 2012

Clock is a periodic signal with square waveform

- This period is long enough for any combinational computation to complete.
- Clock frequency = 1 / period.
- Clock is usually generated by a crystal oscillator (find it on the board).



A circuit synchronized with a clock is called sequential

- The sequential circuit go through a sequence of states.
- The current state is stored in D-flip-flops.
- A new state is computed based on the previous state and the circuit's inputs.
- A new state is recorded into D-flip-flops when clock goes from low to high.
- The outputs are computed based on the inputs and the current state



Huffman model of sequential circuits



What the sequential logic allows us to do

- Counting
- Memorizing the information
- Adding new data and repeating the computation
- Waiting for an event coming from outside the device
- In short: sequential logic is what makes computer to do interesting things



A picture of John Searle's Chinese room thought experiment is from http://deskarati.com/2014/07/01/john-searles-chinese-room-thought-experiment



Lab 2 exercises

- 1. The function of D-flip-flop, the basic brick of sequential design
- 2. Counter, a combination of combinational and sequential
- 3. Connecting flip-flops back-to-back to make a shift register
- 4. Finite State Machine (FSM) for sequence recognition
- 5. The application of FSM for interfacing sensors
- 6. The concept of pipelining
- 7. Looking forward schoolMIPS and MIPSfpga

D-flip-flop records the data at the end of clock cycle

- "Always at positive edge of clk store the value of signal d in a D-flip-flop inferred by variable q. q is also connected to the output".
- always block is similar to the initial block, however it is evaluated on every event described after @.
- The assignment <= is called non-blocking, it will take effect after all current always blocks get evaluated

```
module d_flip_flop
            clk,
    input
    input
            d,
    output
            reg q
);
    always @ (posedge clk)
```

a <= d:

Reset signal guarantees the initial state

- This design uses reset active low ("negedge rst n"), some others use reset active high.
- Reset is necessary for control signals, so the device does not act erratically on power-up.

module dff async rst n input clk, input rst_n, input d, output reg Q always @ (posedge clk or negedge rst_n) if (!rst n) q <= 0; else q <= d;

(

);

A group of D-flip-flops is called a register.

- Do not confuse with Verilog reg or CPU registers in programming.
- We can parameterize the number of D-flip-flops in a register using Verilog parameter declaration.

module dff_async_rst_n_param parameter WIDTH = 8, RESET = 8'b0input clk, input rst n, [WIDTH - 1 : 0] d, input output reg [WIDTH - 1 : 0] q

);

#(

Register keeps the value during the cycle





Two registers back-to-back delay for two cycles













Generating and using clock in a testbench

You can also use clock to schedule assigning stimuli, the values for the DUT ports (DUT = Design under Test).

initial

begin

clk = 0;

forever

10 clk = ! clk;

end

initial begin clk en <= 1'b1; arg vld $\leq 1'b0;$ repeat (2) @ (posedge clk); rst n <= 0; repeat (2) @ (posedge clk); rst n <= 1; end

Source https://github.com/MIPSfpga/digital-design-lab-manual/blob/master/lab 10/src/lab 10 1 pow 5/01 sim pow 5/testbench.v

Adder + Register = Counter

- A group of D-flip-flops is called a register.
- Do not confuse with Verilog reg or CPU registers in programming.
- In this code the result of addition is stored to use in the next clock cycle.

module counter
(
 input clock,
 input reset_n,
 output reg [31:0] count
);

always @(posedge clock or negedge reset_n)
begin

```
if (!reset_n)
    count <= 32'b0;
else
    count <= count + 32'b1;</pre>
```

end



Register contains 0, it gets propagated to the adder.







0 enters the adder. The adder's output is not stable yet.



The adder computed 0 + 1 = 1. Register still contains 0.



Positive edge of the clock is coming. Register is still 0.



The aperture time. Register is about to store 1.



Register recorded 1 and is about to propagate it outside.



The current state is 1, it gets propagated to the adder.



1 enters the adder. The adder's output is not stable yet.



The adder computed 1 + 1 = 2. Register still contains 1.



Positive edge of the clock is coming. Register is still 1.



The aperture time. Register is about to store 2.



Register recorded 2 and is about to propagate it outside.



The current state is 2, it gets propagated to the adder.



Finite State Machine, the decision maker

- Let's implement an example of FSM that recognizes sequences.
- We got this example from Digital Design and Computer Architecture by David Harris and Sarah Harris, 2012.
- "A snail crawls down a paper tape with 1's and 0's on it. The snail smiles whenever the last two digits it has crawled over are 01. Design a state machine of the snail's brain."
- FSMs are special cases of Huffman sequential circuits.
- Mealy FSM uses inputs directly to compute outputs, Moore's FSM does not.



FSM designers use state transition diagrams

Moore FSM



Mealy FSM



- Circles designate states.
- Arcs designate transitions depending on inputs.
- For Mealy FSM arcs indicate inputs / outputs.

Coding FSMs in Verilog - State register

module pattern_fsm_moore parameter [1:0] S0 = 0, S1 = 1, S2 = 2;
(

input clock, input reset_n, input enable, input a, output y

);

reg [1:0] state, next_state;

// State register

always @ (posedge clock or negedge reset_n)
if (! reset_n)
state <= S0;
else if (enable)
state <= next state;</pre>

Coding FSMs in Verilog - Next state logic

// Next state logic S2: if (a) always @* next state = S0; case (state) else next_state = S1; S0: if (a) default: next state = S0; else next_state = S0; next_state = S1; endcase S1: if (a) // Output logic based on current state next_state = S2; else next state = S1; assign y = (state == S2);

Source https://github.com/MIPSfpga/digital-design-lab-manual/blob/master/lab_08/src/lab8.v

Examples: interfaces to sensors

- Ultrasonic distance sensor
 - <u>https://github.com/yuri-panchul/2017-year-end/blob/master/terasi</u>
 <u>c_de10_lite/hc_sr04_receiver.v</u>
- Digilent Ambient Light Sensor with SPI protocol
 - <u>https://github.com/yuri-panchul/2017-tomsk-novosibirsk-astana/bl</u> <u>ob/master/parts_and_examples/pmod_als_spi_receiver/pmod_al</u> <u>s_spi_receiver.v</u>







Synthesis tools recognize FSMs and optimize them



The concept of pipelining - 1



The concept of pipelining - 2



The concept of pipelining - 3



Source https://github.com/MIPSfpga/digital-design-lab-manual/tree/master/lab_10/src/lab_10_1_pow_5

CPU pipeline, best-known example of the pipelining principle

The execution unit of MIPS M5150 CPU core processes the stream of instructions



Learn about CPUs using schoolMIPS and MIPSfpga

- schoolMIPS is as simple RISC CPU as you can get, use it to learn the basics.
- MIPSfpga is to experiment with an industrial core, it uses a variant of MIPS M5150 from the previous slide



Thank You!

